CENELEC - Standards Development - List of Technical Bodies - CLC/SR 93

CLC/SR 93

Design automation (Disbanded)

 
export to xls file

CLC/SR 93 Work programme

sort up 
Project reference
sort upsort down
Current Code
sort upsort down
Document
Init. Date
sort upsort down
Current stage
sort upsort down
Next Stage
sort upsort down
Fcst. voting date

export to xls file

CLC/SR 93 Publications

Reference, Title
sort up  
Publication date
Downloads
EN 61523-1:2002 (pr=14109)
Delay and power calculation standards - Part 1: Integrated circuit delay and power calculation systems
2002-01-11 export to doc file  EN
EN 61690-1:2000 (pr=11772)
Electronic Design Interchange Format (EDIF) - Part 1: Version 3 0 0
2000-05-23 export to doc file  EN
EN 61690-2:2000 (pr=11780)
Electronic Design Interchange Format (EDIF) - Part 2: Version 4 0 0
2000-05-23 export to doc file  EN
EN 61691-2:2001 (pr=14348)
Behavioural languages - Part 2: VHDL multilogic system for model interoperability
2001-12-14 export to doc file  EN
EN 61691-3-3:2001 (pr=14351)
Behavioural languages - Part 3-3: Synthesis in VHDL
2001-12-14 export to doc file  EN
EN 61926-1:2000 (pr=13238)
Design automation - Part 1: Standard test language for all systems - Common abbreviated test language for all systems (C/ATLAS)
2000-01-24 export to doc file  EN
EN 62014-1:2002 (pr=12876)
Electronic design automation libraries - Part 1: Input/Output buffer information specifications (IBIS version 3.2)
2002-01-11 export to doc file  EN

export to xls fileexport to xls file

CLC/SR 93 Maintenance cycle

 sort down
Publication number
sort upsort down
Date of Publication
Review date
sort upsort down
Result date
sort upsort down
Technical Comittee
sort upsort down
Project in progress
EN 61523-1:2002 (pr=14109)
Delay and power calculation standards - Part 1: Integrated circuit delay and power calculation systems
2002-01-11 2010-01-11CLC/SR 93 
EN 61690-1:2000 (pr=11772)
Electronic Design Interchange Format (EDIF) - Part 1: Version 3 0 0
2000-05-23 2008-05-23CLC/SR 93 
EN 61690-2:2000 (pr=11780)
Electronic Design Interchange Format (EDIF) - Part 2: Version 4 0 0
2000-05-23 2008-05-23CLC/SR 93 
EN 61691-2:2001 (pr=14348)
Behavioural languages - Part 2: VHDL multilogic system for model interoperability
2001-12-14 2009-12-14CLC/SR 93 
EN 61691-3-3:2001 (pr=14351)
Behavioural languages - Part 3-3: Synthesis in VHDL
2001-12-14 2009-12-14CLC/SR 93 
EN 61926-1:2000 (pr=13238)
Design automation - Part 1: Standard test language for all systems - Common abbreviated test language for all systems (C/ATLAS)
2000-01-24 2008-01-24CLC/SR 93 
EN 62014-1:2002 (pr=12876)
Electronic design automation libraries - Part 1: Input/Output buffer information specifications (IBIS version 3.2)
2002-01-11 2010-01-11CLC/SR 93 

export to xls file

TC 3 Project files


CLC/SR 93 TC/SC in figures

Current Stage
Year
Year -1
Year -2
Year -3
Year -4
Year >5
Published000007
Withdrawn0000028

CLC/SR 93 Figures overall

Total publications
32
Published in last 3 years
7
Total work in progress
15
Total proposals
0
export to xls file

CLC/SR 93 Environment

Reference
Clause
Categories - Aspects
Product Life Cycle
Information
Confirmed

export to xls file

CLC/SR 93 EU Directive(s)

Reference
Stage code
Directive
OJ Status
OJ Reference
Mandate